

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/494,953	02/01/2000	Yoshiharu Kato	P8075-9034	4157	
75	90 01/23/2004	EXAMINER			
	tner Plotkin & Kahn	TORRES, JOSEPH D			
1050 Connecticut Avenue NW Suite 600			ART UNIT	PAPER NUMBER	
Washington, DC 20036-5339			2133		

DATE MAILED: 01/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		A - 12 42	- No	A10	_//			
•		Applicati	on No.	Applicant(s)	(
Office Action Summary			53	KATO, YOSHIHARU	•			
			r	Art Unit				
			. Torres	2133				
Period fo	The MAILING DATE of this communicat or Reply	ion appears on th	e cover sheet with the c	orrespondence address				
THE I - Externafter - If the - If NC - Failu - Any r	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA sions of time may be available under the provisions of 3's SIX (6) MONTHS from the mailing date of this communic period for reply specified above is less than thirty (30) day period for reply is specified above, the maximum statuto re to reply within the set or extended period for reply will, eply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	TION. 7 CFR 1.136(a). In no exation. rys, a reply within the stary period will apply and viby statute, cause the app	vent, however, may a reply be tin tutory minimum of thirty (30) day vill expire SIX (6) MONTHS from plication to become ABANDONE	nely filed s will be considered timely. the mailing date of this communic D (35 U.S.C. § 133).	cation.			
1)⊠	Responsive to communication(s) filed o	n <i>13 January 200</i>	<u>04</u> .					
2a) <u></u> ☐	☐ This action is FINAL. 2b)☑ This action is non-final.							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
5)⊠ 6)⊠ 7)⊠	Claim(s) <u>1-48</u> is/are pending in the application. 4a) Of the above claim(s) <u>30-48</u> is/are withdrawn from consideration. Claim(s) <u>1-13,15 and 16</u> is/are allowed. Claim(s) <u>14 and 17-29</u> is/are rejected. Claim(s) <u>24 and 25</u> is/are objected to. Claim(s) are subject to restriction and/or election requirement.							
		i and/or election i	equirement.					
	on Papers							
'=	The specification is objected to by the E		cented or b) objecte	d to by the Evaminer				
10)	☑ The drawing(s) filed on <u>01 February 2000</u> is/are: a) ☑ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11)	The oath or declaration is objected to by	the Examiner. N	ote the attached Office	Action or form PTO-152	2.			
Priority u	ınder 35 U.S.C. §§ 119 and 120							
a)(13)	Acknowledgment is made of a claim for All b) Some * c) None of: 1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International see the attached detailed Office action for acknowledgment is made of a claim for docence a specific reference was included in 7 CFR 1.78. 1) The translation of the foreign languated the translation of the foreign languated the first sentence was included in the first sentence.	cuments have been cuments have been priority docum Bureau (PCT Runger a list of the cert comestic priority unthe first sentence age provisional appropriate priority unthe street priority until priority u	en received. en received in Applicati ents have been receive le 17.2(a)). ified copies not receive ender 35 U.S.C. § 119(e) e of the specification or oplication has been recented.	on No ed in this National Stage ed. e) (to a provisional application Data stage) eived. and/or 121 since a spec	cation) Sheet. cific			
Attachmen								
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO- nation Disclosure Statement(s) (PTO-1449) Paper			(PTO-413) Paper No(s) latent Application (PTO-152)	- ·			

Application/Control Number: 09/494,953 Page 2

Art Unit: 2133

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of Group I (claims 1-29) in Paper No. 19 is acknowledged.

Claims 30-48 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected inventions, there being no allowable generic or linking claim. Election was made **without** traverse in Paper No. 19.

This application contains claims 30-48 drawn to an invention nonelected without traverse in Paper No. 19. A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

Response to Arguments

2. Applicant's arguments with respect to claims 18-25, 28 and 29 have been considered but are moot in view of the new ground(s) of rejection.

Claim Objections

3. Claims 24 and 25 are objected to because of the following informalities: -judgment-- in the second to the last line of claims 24 and 25 is misspelled. Appropriate
correction is required.

Art Unit: 2133

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claims 14 and 17-29 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 14 recites the limitation "the second group of the bus lines" in line 3. The Examiner assumes the following was intended: a second group of the bus lines. There is insufficient antecedent basis for this limitation in the claim.

Claim 14 recites the limitation "the first group supplies" in line 5. The Examiner assumes the following was intended: the first group of first output circuits supplies.

There is insufficient antecedent basis for this limitation in the claim.

Claim 14 recites the limitation "the second group supplies" in line 6. The Examiner assumes the following was intended: the second group of first output circuits supplies.

There is insufficient antecedent basis for this limitation in the claim.

Claim 17 recites "one of the first logical output signal" which is incomprehensible. The Examiner assumes the following was intended: the first logical output signal.

Claim 18 recites the limitation "one of the bus lines" in line 4 (Note: it is not clear whether one of the bus lines refers back to one of the plurality of bus lines or another bus line). The Examiner assumes the following was intended: a bus line (Note: this change is required to give antecedent basis to "the bus line" in lines 6-7). There is insufficient antecedent basis for this limitation in the claim.

Art Unit: 2133

Claim 19 recites similar language as in claim 18, i.e., "one of the bus lines" in line 2.

Claim 21 recites the limitation "the first group supplies" in line 5. The Examiner assumes the following was intended: the first group of first output circuits supplies.

There is insufficient antecedent basis for this limitation in the claim.

Claim 21 recites the limitation "the second group supplies" in line 6. The Examiner assumes the following was intended: the second group of first output circuits supplies. Claim 21 recites the limitation "the first output circuits" in line 2. The Examiner asserts that there is only one first output circuit in claim 18. There is insufficient antecedent basis for this limitation in the claim.

Claim 24 recites the limitation "the bus lines" in line 3. The Examiner assumes the following was intended: bus lines. There is insufficient antecedent basis for this limitation in the claim.

Claim 24 recites the limitation "each bus line" in line 4. The Examiner assumes the following was intended: a bus line. There is insufficient antecedent basis for this limitation in the claim.

Claim 25 recites the limitation "each bus line" in line 4. The Examiner assumes the following was intended: a bus line. There is insufficient antecedent basis for this limitation in the claim. Note it is not clear whether "each bus line refers back to the bus lines connecting the two semi-conductor devices or other buses within the semi-conductor devices since semi-conductor devices are replete with buses.

Claim 26 recites the limitation "the measuring semiconductor device" in line 3. There is insufficient antecedent basis for this limitation in the claim.

Art Unit: 2133

Claims 19-23, 28 and 29 depend from claim 18 hence inherit the deficiencies of claim 18.

Claim 27 depends from claim 26 hence inherit the deficiencies of claim 26.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 18, 22-25, 28 and 29 are rejected under 35 U.S.C. 102(b) as being anticipated by Akiyama, Hideki (JP 05053857 A)

35 U.S.C. 102(b) rejection of claim 18.

Akiyama teaches an electronic device comprising first and second semiconductor devices connected (see LSI-A 10 and LSI-B 20 in Figure 1, Akiyama) to each other with a plurality of bus lines (see 103 and 104 in Figure 1, Akiyama), wherein the first semiconductor device includes (LSI-A 10 in Figure 1, Akiyama is a first semiconductor device): a first output circuit connected to a bus line for supplying the bus line with a first logical output signal (test circuit 6 in Figure 1, Akiyama is a first output circuit connected to a bus line 103 for supplying the bus line 103 with a first logical output signal), an inversion output circuit connected to bus lines for supplying the bus line with a second logical output signal being an inverted signal of the first logical output signal after the

Art Unit: 2133

first output circuit supplies the first logical output signal (inverter 1 in Figure 1, Akiyama is an inversion output circuit connected to bus lines 103, 104 and 105 for supplying the bus line 105 with a second logical output signal being an inverted signal of the first logical output signal after the first output circuit supplies the first logical output signal), and a comparison circuit connected to a bus line (see comparator 5 in Figure 1, Akiyama); and the second semiconductor device (see LSI-B 20 in Figure 1, Akiyama) includes: an input circuit connected to a bus line for acquiring a first bus line signal (see test circuit 7 in Figure 1, Akiyama), and a second output circuit connected to the input circuit for supplying a corresponding bus line with the first bus line signal (see test circuit 7 in Figure 1, Akiyama), wherein the comparison circuit receives a second bus line signal and compares the first logical output signal and the second bus line signal to generate a judgment signal regarding a connection between the first semiconductor device and the second semiconductor device (see bus lines 107 & 108 and comparator 109, Akiyama).

Page 6

35 U.S.C. 102(b) rejection of claims 22 and 23.

The Examiner would like to point out that test circuits 6 and 7 are the only output circuits for outputting data on lines 103 and 104 whether the data is test data or data generated under normal conditions (see Figure 1, Akiyama).

6. 35 U.S.C. 102(b) rejection of claim 24.

Akiyama teaches a first semiconductor (see LSI-A 10 and LSI-B 20 in Figure 1,

Akiyama) device that judges a connection between the first semiconductor device and a second semiconductor device (LSI-B 20 in Figure 1 in Akiyama is a second semiconductor device; Note: LSI-A 10 in Figure 1 in Akiyama comprises comparator 5 for judging a connection between the first semiconductor device and a second semiconductor device) connected thereto with bus lines, the first semiconductor device comprising: an output circuit connected to a bus line that supplies the bus line with a first logical output signal (test circuit 6 in Figure 1, Akiyama is a first output circuit connected to a bus line 103 for supplying the bus line 103 with a first logical output signal), wherein the second semiconductor device receives a first bus line signal and supplies a bus line with a second logical output signal being an inverted signal of the first bus line signal (LSI-B 20 in Figure 1 in Akiyama receives a first bus line signal on bus 103 and supplies bus line 105 via inverter 1 with a second logical output signal being an inverted signal of the first bus line signal); and a comparison circuit (see comparator 5 in Figure 1, Akiyama) connected to each bus line, that receives a second bus line signal and compares the first logical output signal and the second bus line signal to generate a judgment signal regarding the connection between the first semiconductor device and the second semiconductor device (see bus lines 107 & 108

Page 7

7. 35 U.S.C. 102(b) rejection of claim 25.

and comparator 109, Akiyama).

a first semiconductor (see LSI-A 10 and LSI-B 20 in Figure 1, Akiyama) device that judges a connection between the first semiconductor device and a second

Art Unit: 2133

semiconductor device (LSI-B 20 in Figure 1 in Akiyama is a second semiconductor device; Note: LSI-A 10 in Figure 1 in Akiyama comprises comparator 5 for judging a connection between the first semiconductor device and a second semiconductor device) connected thereto with bus lines, the first semiconductor device comprising: an output circuit connected to a bus line that supplies each bus line with a first logical output signal (test circuit 6 in Figure 1, Akiyama is a first output circuit connected to a bus line 103 for supplying the bus line 103 with a first logical output signal), wherein the second semiconductor device receives a first bus line signal (LSI-B 20 in Figure 1 in Akiyama receives a first bus line signal on bus 103); an inversion output circuit connected to each bus line that supplies each bus line with a second logical output signal being an inverted signal of the first logical output signal after the output circuit supplying the first logical output signal (inverter 1 in Figure 1, Akiyama is an inversion output circuit connected to bus lines 103, 104 and 105 for supplying the bus line 105 with a second logical output signal being an inverted signal of the first logical output signal after the first output circuit supplies the first logical output signal); and

Page 8

a comparison circuit connected to each bus line, that receives a second bus line signal and compares the first logical output signal and the second bus line signal to generate a judgement signal regarding the connection between the first semiconductor device and the second semiconductor device (see bus lines 107 & 108 and comparator 109, Akiyama).

Art Unit: 2133

35 U.S.C. 102(b) rejection of claim 28.

The Examiner would like to point out that test circuits 6 and 7 in Figure 1 of Akiyama are inherently latch circuits for latching transmitted test data since digital data requires clocked sequential circuitry (or latches) to buffer incoming data prior to processing.

35 U.S.C. 102(b) rejection of claim 29.

See rejection to claims 26 and 28, above. In addition, test circuits 6 and 7 are connected to control lines 101, 102 and 111 (see Figure 1, Akiyama). Use of a reset signal for control would be an Engineering Design Choice, which does not deviate from the scope or the intent of the teachings in the Akiyama patent since Akiyama teaches control mechanisms for controlling test circuits 6 and 7, which encompass a particular embodiment such as a reset signal for controlling operation.

Allowable Subject Matter

8. Claims 1-13, 15 and 16 are allowed.

Conclusion

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Torres whose telephone number is (703) 308-7066. The examiner can normally be reached on M-F 8-5.

Page 9

Application/Control Number: 09/494,953 Page 10

Art Unit: 2133

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert Decady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-7239. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703)-746-7240.

Joseph D. Torres, PhQ